The authors report the results of an experimental investigation of the low-frequency noise in the double-gate graphene transistors. The back-gate graphene devices were modified via addition of the top gate separated by ϳ20 nm of HfO 2 from the single-layer graphene channels. The measurements revealed low flicker noise levels with the normalized noise spectral density close to 1 / f ͑f is the frequency͒ and Hooge parameter ␣ H Ϸ 2 ϫ 10 −3 . The analysis of noise spectral density dependence on the top and bottom gate biases helped to elucidate the noise sources in these devices. Extraordinary properties of graphene 1-5 such as its extremely high room temperature electron mobility 1-3 and thermal conductivity 4,5 make this material appealing for electronics and sensors. Most of the proposed applications require very low levels of the electronic flicker noise, which dominates the noise spectrum at low frequencies f Ͻ 100 kHz. The flicker noise spectral density is proportional to 1 / f ␥ , where ␥ is a constant close to 1. The upconversion of noise, which is unavoidable in electronic systems, results in serious limitations for practical applications. Thus, it is important to investigate the noise level in graphene devices and identify its sources.
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Very few studies of the low-frequency noise in graphene devices were reported to date. 6, 7 Mostly, the previous works were focused on the back-gated bilayer graphene ͑BLG͒ devices. In contract to single-layer graphene ͑SLG͒, one can induce a band gap in BLG through the use of an external gate. There has been substantial recent progress in fabrication of graphene transistors with the top gate in addition to the "conventional" back gate. The back gate is usually separated from the graphene channel by 300 nm of SiO 2 required for graphene optical visualization.
1-3 The top gate enables better control of the electronic properties of graphene transistors and may help to achieve the current saturation characteristics. 8 The addition of the top gate frequently leads to the mobility degradation and may increase the noise. However, the double-gate transistor structure allows one for more detail study of the noise sources. In this letter we report the results of the first investigation of the low-frequency noise in the double-gate transistors ͑also referred to as the top-gate graphene transistor͒. For our study, we selected devices with SLG channels and used HfO 2 as the top-gate dielectric.
We prepared SLG flakes with the lateral sizes of ϳ10 m by mechanical exfoliation from the bulk highly oriented pyrolytic graphite. The number of graphene layers and their quality were verified using the micro-Raman spectroscopy via the deconvolution of the Raman 2D band and comparison of the intensities of the G peak and 2D band.
9-11
The electron beam lithography ͑EBL͒ was used to define the regions for the top gate oxide on the graphene flake and was followed by the low temperature atomic layer deposition ͑ALD͒. The thickness of HfO 2 directly deposited on top of graphene channel was ϳ20 nm. A second step of EBL defined the source, drain, and the top gate, and was followed by the electron beam evaporation to make Cr/Au ͑5/60 nm͒ electrodes. This sequence helped us to avoid possible damage to the contacts during the long ALD process in the presence of H 2 O and precursor environment. Figure 1 shows a schematic of the double-gate graphene transistor structure and an optical microscopy image of a typical device ͑yellow color corresponds to the metal contacts; green to HfO 2 dielectric, and brown to SiO 2 dielectric͒.
The current-voltage ͑I-V͒ characteristics were measured both at UCR and RPI using a semiconductor parameter analyzer ͑Agilent 4156B͒. The fabricated devices were robust and retained their I-V over the period of testing ͑about 2 weeks͒ at ambient conditions. The top-gate and back-gate functions are shown in Figs. 2͑a͒ and 2͑b͒, correspondingly. The Dirac point under the top-gate portion of the graphene transistor channel was V D =−1 V ͑note the difference with that obtained by tuning the back gate͒. The channel conductance was approximately proportional to the gate biases in both cases. The top-gate leakage current in the examined transistors was very small ͑ϳ1 nA͒. The mobility for our double-gate transistor with the carriers induced by the back gate was Ϸ 1550 cm 2 / V s for electrons and Ϸ 2220 cm 2 / V s for holes at room temperature. It was extracted through the Drude formula used previously for graphene devices.
1-3 Following the current-voltage charac-terization, the low-frequency noise was measured with a spectrum analyzer ͑SRS 760 FFT͒. The device bias was applied with a "quiet" battery-potentiometer circuit. The drain bias was limited to 50 mV. The normalized current noise density S I / I 2 for the double-gate graphene transistor is presented in Fig. 3 . As one can see, S I / I 2 is very close to 1 / f for the frequency f up to 3 kHz. The 1 / f noise in electronic devices is often characterized by the empirical Hooge parameter
Here N is the number of carriers in the channel estimated as N = L 2 / Rq ͑L Ϸ 9 m is the source-drain distance, R is the resistance from I-V measurements, and q is the elemental charge͒. Using the measured mobility, we obtained the Hooge parameter ␣ H Ϸ 2 ϫ 10 −3 . Such values are typical for many metals, semiconductor materials, and devices. 12 In this sense, the graphene transistors reveal similar noise characteristics as conventional devices.
The Peransin et al. 13 model has been conventionally used for the analysis of the flicker noise sources in transistors. [12] [13] [14] Separating the channel resistance into the gated R G and ungated R S parts, we write for the total channel resistance R = R G + R S . The noise spectral densities from these two regions are uncorrelated and the measured S I / I 2 = S R / R 2 can be expressed as
Here Eq. ͑1͒ and the expression for the number of carriers were used. This formula can be applied separately for the top and the bottom gates. Since the first term in Eq. ͑2͒ depends on the gate bias via R G and the second term does not depend on the gate bias, there are four possible gate-bias dependencies for S R / I 2 . The absence of S I / I 2 dependence on the gate bias suggests that the noise and R are dominated by the contributions from the ungated part of the device channel, i.e., by R S and S Rs . We found that S I / I 2 does not noticeably depend on the top-gate bias V TG . For example, at f = 10 Hz, V DS = 0.05 V and V TG changing in the examined range ͑see Fig. 2͒ , S I / I 2 stays around ϳ2 ϫ 10 −9 Hz −1 . This indicates that the dominant noise contributions in this case do not come from the short-length top-gate region. We did observe a reproducible dependence on the back-gate bias for V BG Ն 30 V ͑see Fig. 4͒ .
For small gate biases, the S I / I 2 dependence on V BG is weak and cannot be assigned conclusively to one or the other regime distinguished by the Peransin et al. 13 model. Although at higher frequencies it seems to tend to ϳ1 / V BG , which would correspond to the case R G Ͼ R S and noise is dominated by the gated channel contributions. The strong increase in the normalized noise spectral density with the gate bias ͓close to S I / I 2 ϳ͑V BG ͒ 2 ͔ at high bias may indicate that while the total resistance is dominated by the gated channel, the major noise contributions come from the ungated parts of the device. We did not observe any clear signatures of the generation-recombination noise ͑GR͒ 12,15 in the double-gate graphene transistors. In many other nanoscale systems and devices, the GR features became very pronounced. 12 The obtained results contribute to understanding of the low-frequency electronic noise in nanodevices, which often reveal noise characteristics very different from those of conventional devices. 16 In conclusion, we have studied experimentally 1 / f noise in the double-gate graphene transistors. The 1 / f noise level in our graphene transistors with the bottom and top gate is rather low with the Hooge parameter ␣ H Ϸ 2 ϫ 10 −3 . The normalized current noise spectrum density S I / I 2 dependence on the bottom and top gates suggests that the contributions from the ungated parts are substantial. Thus, the noise level in graphene transistors can be reduced even further with the improvements in the fabrication technology.
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